Physics
Physics, 13.07.2019 02:40, Ramone7415

Design a floating-point adder that takes two 8-bit fp numbers as input and produces an 8-bit fp number as output in verilog
as in the ieee 754 fp standard, we will base our scientific notation on powers of 2, not powers of 10. for example, 5.5(10) is 101.1(2) in binary, and it converts to binary scientific notation of
1.011(2) × 2^2. we use the first bit to represent the sign (1 for negative, 0 for positive), the next four bits for the (signed) exponent (in excess 7 encoding), and the last three bits for the mantissa's fractional part.

answer
Answers: 2

Similar questions

Do you know the correct answer?
Design a floating-point adder that takes two 8-bit fp numbers as input and produces an 8-bit fp numb...

Questions in other subjects:

Konu
Mathematics, 31.07.2020 02:01
Konu
Mathematics, 31.07.2020 02:01
Konu
Spanish, 31.07.2020 02:01