Engineering, 03.12.2019 18:31, SupremeNerdx
You are given designs of 3 caches for a 16-bit address machine: d1: direct-mapped cache. each cache line is 1 byte. 10-bit index, 6-bit tag. 1 cycle hit time. d2: 2-way set associative cache. each cache line is 1 word (4 bytes). 7-bit index, 7-bit tag. 2 cycle hit time. d3: fully associative cache with 256 cache lines. each cache line is 1 word. 14-bit tag. 5 cycle hit time. answer the following set of questions: a) what is the size of each cache? b) how much space does each cache need to store tags? c) which cache design has the most conflict misses? which has the least? d) the following information is given to you: hit rate for the 3 caches is 50%, 70% and 90% but did not tell you which hit rate corresponds to which cache, which cache would you guess corresponded to which hit rate? why?
Answers: 2
Engineering, 03.07.2019 14:10, kayabwaller4589
When at a point two solid phase changes to one solid phase on cooling then it is known as a) eutectoid point b) eutectic point c) peritectic point d) peritectoid point
Answers: 3
Engineering, 04.07.2019 18:10, alyssabailey7545
Give heat transfer applications for the following, (i) gas turbines (propulsion) ) gas turbines (power generation). (iii) steam turbines. (iv) combined heat and power (chp). (v) automotive engines
Answers: 1
Engineering, 04.07.2019 18:10, ayoismeisjjjjuan
Manometers are good examples of measuring instruments, nowadays they are not as common as before. a)-capacitive probe gauges b)-gravitational gauges deformation ) gauges d)-digital gauges
Answers: 1
Engineering, 04.07.2019 18:20, DroctorWellsfan
Inspection for bearing condition will include: (clo4) a)-color b)-smell c)-size d)-none of the above
Answers: 1
You are given designs of 3 caches for a 16-bit address machine: d1: direct-mapped cache. each cach...
Mathematics, 06.10.2020 14:01
Mathematics, 06.10.2020 14:01
History, 06.10.2020 14:01
History, 06.10.2020 14:01
Mathematics, 06.10.2020 14:01
Mathematics, 06.10.2020 14:01