Acomputer architect needs to design the pipeline of a new microprocessor. she has an example program with 106 instructions. each instruction takes 600 ps to finish.

a. how long does it take to execute this program on a non-pipelined, single-cycle processor?

b. assume the current state-of-the-art pipeline has 30 stages. assume also that the stages are perfectly balanced. how much speedup will it achieve compared to the non-pipelined processor?

c. realistically, we cannot achieve ideal speedup due to the overhead of implementing pipelining stages (e. g. imperfectly balanced stages, adding pipeline registers, etc). does this overhead affect the instruction latency, instruction throughput, or both? for each metric affected, is the effect significant? why or why not?