Computers and Technology

Consider the following three CPU organizations:?CPU SS: A 2-core superscalar microprocessor that provides out-of-order issue capabilities on 2 functional units (FUs). Only a single thread can run on each core at a time.?CPU MT: A fine-grained multithreaded processor that allows instructions from two threads to be run concurrently (i. e., there are two functional units), though only instructions from a single thread can be issued on any cycle.?CPU SMT: An SMT processor that allows instructions from 2 threads to be run concurrently (i. e., there are two functional units), and instructions from either or both threads can be issued to run on any cycle. Assume we have two threads X and Y to run on these CPUs that include the following operations:Thread 1 Thread 2A1 - takes 3 cycles to executeA2 - no dependenciesA3 - conflicts for a functional unit with A1A4 - depends on the result of A3B1 - takes 2 cycles to executeB2 - conflicts for a functional unit with B1B3 - depends on the result of B2B4 - no dependencies and takes 2 cycles to executeAssume all instructions take a single cycle to execute unless noted otherwise or they encounter a hazard.2.a) Assuming that you have 1 SS CPU, how many cycles will it take to execute these two threads? How many issue slots are wasted due to hazards?2.b) Assuming you have 1 MT CPUs, how many cycles will it take to execute these two threads? How manyissue slots are wasted due to hazards?2.c) Assuming you have 1 SMT CPU, how many cycles will it take to execute these two threads? How many issue slots are wasted due to hazards?

answer
Answers: 3

Other questions on the subject: Computers and Technology

image
Computers and Technology, 21.06.2019 18:00, roudjinapierre214
Amara created a workbook to track the number of minutes she reads each week. each day, she entered the number of minutes into the workbook. identify the types of data in the workbook using the drop-down menus.
Answers: 3
image
Computers and Technology, 22.06.2019 13:50, juan3937
The instruction ishl (shift left integer) exists in jvm but not in ijvm. it uses the top two values on the stack, replacing the two with a single value, the result. the sec- ond-from-top word of the stack is the operand to be shifted. its content is shifted left by a value between 0 and 31, inclusive, depending on the value of the 5 least signifi- cant bits of the top word on the stack (the other 27 bits of the top word are ignored). zeros are shifted in from the right for as many bits as the shift count. the opcode for ishl is 120 (0x78).a. what is the arithmetic operation equivalent to shifting left with a count of 2? b. extend the microcode to include this instruction as a part of ijv.
Answers: 1
image
Computers and Technology, 23.06.2019 03:00, Julianhooks
State 7 common key's for every keyboard
Answers: 1
image
Computers and Technology, 24.06.2019 01:00, kkruvc
Mastercard managers are motivated to increase (1) the number of individuals who have and use a mastercard credit card, (2) the number of banks and other clents who issue mastercards to customers and/or employees, and (3) the number of locations that accept mastercard payments. discuss how mastercard could use its data warehouse to it expand each of these customer bases.
Answers: 3
Do you know the correct answer?
Consider the following three CPU organizations:?CPU SS: A 2-core superscalar microprocessor that pro...

Questions in other subjects: