. Here is a sequence of addresses during execution of some program: 4, 16, 0, 20, 52, 68, 172, 64 Assuming a fully associative cache with 8 bytes per blocks and 4 entries, initially empty: a. Provide the cache layout (as on Slide H47 excluding gates, multiplexers and comparators, assume 4-byte data) and address format (assume 16-bit address) b. Label each reference in the string as a hit or a miss. c. Show content of the cache at the end. If needed use LRU replacement policy.

See explaination for the illustrations on the question.

Explanation:

A program cache miss usually occurs at the instance of an instruction fetch failing to read an instruction from the program cache and the processor is required to access the instruction from the next level of memory. A request to L2 or external memory has a much higher latency than an access from the first level instruction cache.

A cache on its own can be defined as is a hardware cache used by the central processing unit (CPU) of a computer to reduce the average cost (time or energy) to access data from the main memory.

Please kindly check attachment for the step by step diagramming illustrations of the questions.

answerthetitle bar displays the title of the document which you are currently working;