Computers and Technology, 11.03.2020 18:42, kirinaallison
You are designing a write buffer between a write-through L1 cache and a write-back L2 cache. The L2 cache write data bus is 16 B wide and can perform a write to an independent cache address every four processor cycles.
a. How many bytes wide should each write buffer entry be?
b. What speedup could be expected in the steady state by using a merging write buffer instead of a non-merging buffer when zeroing memory by the execution of 64-bit stores if all other instructions could be issued in parallel with the stores and the blocks are present in the L2 cache?
c. What would be the effect of possible L1 misses on the number of required write buffer entries for systems with blocking and non-blocking caches?
Answers: 3
Other questions on the subject: Computers and Technology
Computers and Technology, 23.06.2019 14:30, Vanesssajohn2962
Norder to receive financial aid at his vocational school, mario must fill out the fafsa. the fafsa is a form that must be completed to determine . in order to complete a fafsa, you must submit . the fafsa can students obtain
Answers: 2
Computers and Technology, 25.06.2019 21:30, goodschool93
April has joined a team with members from the sales, customer service, a shipping and receiving departments. which term best describes the team april joined? a. cross-functional team b. self-managing team c. problem-solving team d. work team
Answers: 2
Do you know the correct answer?
You are designing a write buffer between a write-through L1 cache and a write-back L2 cache. The L2...
Questions in other subjects:
Mathematics, 03.03.2020 01:13
