Design an expanding opcode (i. e., give the opcodes) to allow all the following to be encoded in a 36 bit instruction: * 7 instructions with two 15-bit addresses and one 3-bit register number * 512 instructions with one 15-bit address and one 3-bit register number * 64 instructions with no address or registers